Abstract-This paper investigates the testability of a class of circuits, called counters, that perform the addition of sets of input bits of equal arithmetic weight. These circuits consist of full and half adders inter connected in an iterative manner defined by the counting process. The general class of counter circuits contain reconvergent fanouts and are not as structurally regular as one-or two-dimensional iterative logic arrays.
A model for analyzing the structure of counter circuits is proposed.
Several schemes for generating test sets that exploit the iterative struc ture of counter circuits are presented. The testability of such circuits is enhanced by imposing certain design constraints on them. Some methods for generating easily testable counter circuits are proposed.
It is shown that counter circuits can always be designed to be testable with either eight or ten tests, irrespective of the input size.
I. INTRODUCTION
W ITH THE ADVENT of VLSI, the use of regular logic structures in the design of large circuits has become very attractive. This is more so with regard to the shorter design and test times that can be achieved with structured designs. In the testing of iterative logic arrays, the test size can be substantially reduced by exploiting the repetitive nature of the hardware. The problems of testing one-dimensional iterative logic arrays (lLA ' s) are almost solved [1]- [5] . The testing of two-dimensional ILA ' s has been widely investigated and is well understood. Condi tions for the C-testability of 2-D ILA's are presented in [6] . The testing of Exclusive-OR tree structures is dis cussed in [7] . In [8], a recursive procedure for generating an 0 (n) test set for an n input general tree structure is presented. It has been shown [9] that, if each of the paths from the inputs to the root node is C-testable, then the entire tree can be tested with a test length proportional to the logarithm of the number of inputs.
Testing schemes for iterative logic arrays, as above, rely on the regular interconnection structure between the cir cuit modules. There exists a class of circuits called counters, also referred to in the literature as Wallace Trees, for which the above interconnection structure is not as rigid or regular as in the case of iterative logic ar rays. A counter circuit performs the summation of sets of input bits of equal arithmetic weight. A binary encoding of this summation is generated on an appropriate number of output lines. For any given set of inputs, several counter circuits can be designed to perform the above A model for the counting process is first presented. Some properties of counter circuits are derived and it is shown that a subset of the class of counter circuits can be designed without the use of half adders. A graphical ap proach to the problem based on a tree graph for the circuit is presented. It is shown that the test generation problem reduces to that of symbolically labeling the nodes of the tree graph. Based on the above, a recursive construction for a subset of the class of counter circuits that is testable in eight tests is described. Further, it is shown that, by a process of "growing" the trees in the graph represent � tion, any counter circuit can be designed to be testable m eight or ten tests.
II. COUNTER CIRCUITS: A REPRESENTATIVE TREE
MODEL AND RELATED PROPERTIES The function of the general class of counter circuits (or simply counters) is to generate the binary encoding of a weighted sum of the logic values on the circuit input lines. The weights associated with the inputs are of the form 2 k for some integer k ?; O. A counter specification C(i:k) specifies the number of inputs i of weight 1 to a coun�er circuit with k outputs. Our objective is to realize an easily testable counter corresponding to a given counter speci fication. We now propose a model for the counting pro cess and analyze some properties of this model.
A. The Tree Model for Counters
Consider the addition of 7 bits of equal weight by re peated addition of groups of three bits, as in Fig. 1 . This can be represented by a set of trees, as in Fig. 2 , one tree for each bit slice of addition. The nodes of the trees rep resent the full adders of the counter and are assigned the same names as the full adders of Fig. I to which they correspond. The output branch of each node of a tree cor responds to the sum output of the associated full adder.
The carry outputs of the full adders represented ?y the nodes of the tree of Fig. 2(a) are connected to the mputs of the tree of Fig. 2(b) , which are tagged with the asso ciated full adder names. This process is recursive and leads to Fig. 2(c) until no more carries are generated. The values on the output branches of the root nodes of these trees represent the weighted binary count of the nu � ber of 1 ' s at the inputs to the tree of Fig. 2(a) . Note that mput 0278-0070/87/0900-0713$01.00 © 1987 IEEE
